Estimation of Worst-Case Execution Time (WCET)

Execution Time



Measuring Execution Time



Measuring is Unsafe



The Consequence

- Unsafe estimation → incorrect timing prediction

Using Measured WCET



Real System Behavior



Then, What Do We Need?



The WCET Analysis Problem

- Hard real-time systems subjected to strict timing constraints
  - E.g. Automotive, Avionics
- A fundamental problem: Worst-Case Execution Time (WCET) analysis
  - Given a program (sequence of instructions) – that always terminates (no recursion, bounded loops etc),
  - Question: what is its Worst-Case Execution Time (WCET)?
- Challenges ("termination" doesn't make the problem easy)
  - "too many input" ➔ too many execution paths (difficult to find the worst-case)
  - hardware features e.g. caches ("the HW state" results in different execution times)



How?
-- Static Analysis

```
void main() {
    int b;
    int i = 0, j = 0;
    while (i < 100) {
        if (b)
            j++;
        else
            j--;
        i++;
    }
}
```

Control Flow Graph



Enumerating all possible executions

- All possible initial states
- All possible program paths



If this loop iterates 100 times,
There will be 2^{100} different paths

It would never work
even with bounded loops!

A better solution

- STEP 1: estimate the WCET for each basic block
- STEP 2: enumerate all possible execution paths and find the worst path



It may work but it is still too many path to enumerate

A (fairly good) solution

- Separate path and micro-architecture analysis
  - STEP 1: estimate the WCET for each basic block under given hardware features
  - STEP 2: Find an upper bound on the "maximal" execution time (no enumeration)



Implicit Path Enumeration

- Main idea of path anlaysis

ORIGINAL GOAL

Finding the actual path with the maximal execution time

NEW GOAL

Finding the execution count of each block, implying the longest path

Implicit Path Enumeration

- Some variables
  - X_i : the execution count of basic block B_i
  - C_i : the WCET of basic block B_i (assuming known for now)



Execution Time

$$\sum_{i=0}^{7} X_i \times C_i$$

Implicit Path Enumeration

- Now, the path analysis problem becomes
- Finding a valuation of $< X_0 , X_1 , X_2 , X_3 , X_4 , X_5 , X_6 , X_7 >$
- Such that the execution time is maximized

$$WCET = \max \sum_{i=0}^{7} X_i \times C_i$$

Implicit Path Enumeration

d_{i_j} : the execution count of the edge from B_i to B_j



$X_3 = d_{1\_3} + d_{2\_3}$
$X_3 = d_{3\_4} + d_{3\_5}$

For each basic block, we have

$$X_i = \sum_{\text{all } B_j \to B_i} d_{j\_i} = \sum_{\text{all } B_i \to B_k} d_{i\_k}$$

Implicit Path Enumeration

- Constraints for the start/end nodes
  - $X_0 = 1$
  - $X_7 = 1$
- Bounding loop iterations



Loop bound = 10

$$X_1 \leq 10 * d_{0\_1} + d_{0\_1}$$
$$X_3 \leq 10 * d_{0\_1}$$
$$X_4 \leq 10 * d_{0\_1}$$
$$X_5 \leq 10 * d_{0\_1}$$
$$X_6 \leq 10 * d_{0\_1}$$

Implicit Path Enumeration



Maximize

5 X0 + 1 X1 + 4 X3 + 7 X4 + 5 X5 + 8 X6 + 5 X2 + 7 X7

Subject to

X0 = 1;
X0 – d_0_1 = 0;
X1 – d_0_1 – d_6_1 = 0;
X1 – d_1_2 – d_1_3 = 0;
X2 – d_1_2 = 0;
X2 – d_2_7 = 0;
X3 – d_1_3 = 0;
X3 – d_3_4 – d_3_5 = 0;
X4 – d_3_4 = 0;
X4 – d_4_6 = 0;
X5 – d_3_5 – 0;
X5 – d_5_6 = 0;
X6 – d_4_6 – d_5_6 = 0;
X6 – d_6_1 = 0;
X7 =1;
X6 – 10 d_0_1 <= 0; // loop bound

How to estimate the
WCET for each basic block?

Micro-Architecture Analysis

- Goal
  - Given the hardware features, estimate an upper bound for each instruction (then, basic block)

- Why is it hard?
  - Caches: instruction/data, multi-level, shared, replacement
  - Pipelines (not so often in embedded processors)
  - Branch predictor (not so often in embedded processors)
  - Memory controller, main memory
  - Etc.

Cache in a Nutshell





Cache Analysis

- A program
  - 100 instructions, 50% cache hit in real execution
  - Hit latency = 2; miss latency = 100

Analysis	Result	WCET
No Analysis	Assuming all accesses are cache miss for safety	10,000
With Analysis	90% of the cache hits are successfully identified	5,590

44.1% reduction in the estimated WCET!

Cache in a Nutshell

Why caches work?

- Memory reuse (think of a loop)
- The principle of locality
  - Temporal locality: the reuse of specific data within a relatively small time duration
  - Spatial locality: the use of data elements within relatively close storage locations

Cache in a Nutshell

- Set-associative caches



Cache in a Nutshell

- Set-associative caches



Cache in a Nutshell

- Cache Replacement
  - E.g. Least-Recently-Used (LRU)



Cache Analysis

- The purpose of cache analysis for WCET analysis is to statically determine whether each memory reference is hit or miss, regarding the worst-case execution.

- In case precise estimations are hard to get, you are allowed to make mistakes in your prediction, as long as they do not underestimate the WCET. (Safety Requirement)

- But, try to make less mistakes. (Precision Requirement)

The Fundamental Challenge



Possible incoming states : $S = I \times P$
I : all possible initial HW states
P : all possible program paths

How can we ensure all the possibilities are considered?
How to efficiently manage so many states?

Example cache states



(cache size = 2)

4 possible outcomes in accessing a basic block

1. Always hit (AH)
2. Always miss (AM)
3. First miss (FM)
4. Not Classified (NC)



- Access times e.g. AH → 2, AM→100, FM→ (100,2), NC→100

This can be predicted by Static Analysis (Abstract Interpretation)
There are commercial tools e.g. **aiT** from Absint

WCET Calculation

- Integration cache analysis results into IPET



// hit latency =2; miss latency = 10

Maximize

$(2\ x_{0h} + 10\ x_{0m}) + (2\ x_{1h} + 10\ x_{1m}) + (2\ x_{2h} + 10\ x_{2m}) + (2\ x_{3h} + 10\ x_{3m}) + (2\ x_{4h} + 10\ x_{4m}) + (2\ x_{5h} + 10\ x_{5m}) + (2\ x_{6h} + 10\ x_{6m}) + (2\ x_{7h} + 10\ x_{7m})$

// cache constraints

$X0 = x_{0h} + x_{0m}$
$0 <= x_{0m} <= X0$
$x_{0h} = 0$

$X1 = x_{1h} + x_{1m}$
$0 <= x_{1h} <= X1$
$x_{1m} <= 1$

$X2 = x_{2h} + x_{2m}$
$0 <= x_{2h} <= X2$
$x_{2m} = 0$

……